An Efficient AES Design and Implementation Using FPGA
Hasan Abdel Aziz Mohamed1, Mohamed A. Yakout2
1Hasan Abdel Aziz Mohamed, Senior Student, Department of Electronics and Communication Engineering, Faculty of Engineering, Mansoura University, Egypt.
2Mohamed A. Yakout, Associate Professor, Department of Electronics and Communication Engineering, Faculty of Engineering, Mansoura University, Egypt.
Manuscript received on 18 March 2023 | First Revised Manuscript received on 02 January 2025 | Second Revised Manuscript received on 18 January 2025 | Manuscript Accepted on 15 February 2025 | Manuscript published on 28 February 2025 | PP: 21-26 | Volume-13 Issue-3, February 2025 | Retrieval Number: 100.1/ijese.E95060412523 | DOI: 10.35940/ijese.E9506.13030225
Open Access | Editorial and Publishing Policies | Cite | Zenodo | OJS | SSRN | Indexing and Abstracting
© The Authors. Blue Eyes Intelligence Engineering and Sciences Publication (BEIESP). This is an open access article under the CC-BY-NC-ND license (http://creativecommons.org/licenses/by-nc-nd/4.0/)
Abstract: The more technology develops, the greater the amount of digital information. This requires that information be secure and free from hacking, so we use encryption algorithms. One of the most famous is the Advanced Encryption Standard (AES). This paper deals with the hardware implementation of the AES Rijndael Encryption Algorithm using Xilinx Virtex-6 & Artix-7 FPGA. The work aims for a balanced design between speed, area, and power. The S-Box hardware design is based on pre-calculated look-up tables (LUTs). This method is characterized by less time and less architectural complexity. The mix-column transformations are calculated by shift and XOR methods. The encryption block is efficiently designed using Verilog-HDL and synthesized on a Virtex-6 chip (Target Device) with the help of Xilinx ISE Design Suite 14.7 Tool. The proposed architecture has good results regarding throughput, area, and power.
Keywords: Advanced Encryption Standard (AES), Rijndael, Encryption, Hardware Description Language (HDL), Field Programmable Gate Array (FPGA).
Scope of the Article: Electrical and Electronics